Dual Supply ECL to TTL 1:8 Clock Driver

Description

The MC10H/100H643 is a dual supply, low skew translating 1:8 clock driver. Devices in the ON Semiconductor H643 translator series utilize the PLCC–28 for optimal power pinning, signal flow through and electrical performance. The dual–supply H643 is similar to the H641, which is a single–supply 1:9 version of the same function.

The device features a 48 mA TTL output stage, with AC performance specified into a 50 pF load capacitance. A Latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldowns) the latch is transparent. A HIGH on the enable pin (\overline{EN}) forces all outputs LOW.

The 10H version is compatible with MECL 10H[™] ECL logic levels. The 100H version is compatible with 100K levels.

Features

- ECL/TTL Version of Popular ECLinPS[™] E111
- Low Skew Within Device 0.5 ns
- Guaranteed Skew Spec Part-to-Part 1.0 ns
- Latch
- Differential Internal Design
- V_{BB} Output
- Dual Supply
- Reset/Enable
- Multiple TTL and ECL Power/Ground Pins
- Pb-Free Packages are Available*




ON Semiconductor®

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM*



*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Table 1. PIN DESCRIPTION

PIN	FUNCTION
OGND	TTL Output Ground (0V)
OVT	TTL Output V _{CC} (+5.0V)
IGND	Internal TTL GND (0V)
IVT	Internal TTL V _{CC} (+5.0V)
VEE	ECL V _{EE} (-5.2/-4.5V)
V _{CCE}	ECL Ground (0V)
D, D	Signal Input (ECL)
V _{BB}	V _{BB} Reference Output
Q0 – Q7	Signal Outputs (TTL)
EN	Enable Input (ECL)
LEN	Latch Enable Input (ECL)

Table 2. TRUTH TABLE

D	LEN	EN	Q
L H X X	LLHX		L H Q L




Figure 2. Logic Diagram

Table 3. DC CHARACTERISTICS (IVT = OVT = 5.0 V 北方%; V_{EE} = -5.2 V 北方% (10H Version); V_{EE} = -4.2 V to -5.5 V (100H Version))

			0°C 25°C 85°C			°C				
Symbol	Characteristic	;	Condition	Min	Max	Min	Max	Min	Max	Unit
I _{EE}		ECL	V _{EE} Pins	-	42	-	42	-	42	mA
I _{CCL}	Power Supply Current	TTL	Total all OVT	-	106	-	106	-	106	mA
I _{CCH}			and IVT pins	-	95	-	95	-	95	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 4. 10H ECL DC CHARACTERISTICS (IVT = OVT = 5.0 V ±[5%; V_{EE} = -5.2 V ±[5% (10H Version))

		0°	°C	25	°C	85	°C	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
I _{INH} I _{INL}	Input HIGH Current Input LOW Current	_ 0.5	255 -	_ 0.5	175 -	_ 0.5	175 -	μA
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV
V _{BB}	Output Reference Voltage	-1380	-1270	-1350	-1250	-1310	-1190	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 5. 100H ECL DC CHARACTERISTICS (IVT = OVT = 5.0 V ±[5%; V_{EE} = −4.2 V to −5.5 V (100H))

		0°	°C	25	°C	85	°C	
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
I _{INH} I _{INL}	Input HIGH Current Input LOW Current	_ 0.5	255 -	_ 0.5	175 -	_ 0.5	175 -	μΑ
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV
V _{BB}	Output Reference Voltage	-1380	-1260	-1380	-1260	-1380	-1260	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

 Table 6. DC TTL CHARACTERISTICS (IVT = OVT = 5.0 V ±∑5%; V_{EE} = -5.2 V ±∑5% (10H Version);

 V_{EE} = -4.2 V to -5.5 V (100H Version))

			0 °	C	25	°C	85	°C	
Symbol	Characteristic	Condition	Min	Max	Min	Max	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -3.0 mA I _{OH} = -15 mA	2.5 2.0	-	2.5 2.0	-	2.5 2.0		v
V _{OL}	Output LOW Voltage	I _{OH} = 48 mA	-	0.5	-	0.5	-	0.5	V
IOS	Output Short Circuit Current	V _{OUT} = 0 V	-100	-225	-100	-225	-100	-225	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

			0	°C	25	°C	85°C		
Symbol	Characteristic	Condition	Min	Max	Min	Max	Min	Max	Unit
t _{PLH}	Propagation Delay to Output D LEN EN	CL = 50 pF	4.0 3.5 3.5	5.0 5.5 5.5	4.1 3.5 3.5	5.1 5.5 5.5	4.4 3.9 3.9	5.4 5.9 5.9	ns
t _{skew}	Within-Device Skew	(Note 1)	-	0.5	-	0.5		0.5	ns
tw	Pulse Width Out HIGH or LOW @ f _{out} = 50MHz	CL = 50 pF (Note 2)	9.0	11.0	9.0	11.0	9.0	11.0	ns
t _s	Setup Time D		0.75	_	0.75	_	0.75	_	ns
t _h	Hold Time D		0.75	-	0.75	-	0.75	-	ns
t _{RR}	Recovery Time LEN EN		1.25 1.25		1.25 1.25		1.25 1.25		ns
t _{pw}	Minimum Pulse Width LEN EN		1.5 1.5		1.5 1.5	- -	1.5 1.5		ns
t _r t _f	Rise / Fall Times 0.8 V - 2.0 V	CL = 50 pF	_	1.2	_	1.2	_	1.2	ns

Table 7. AC CHARACTERISTICS (IVT = $0VT = 5.0 V \pm 5\%$; V_{EE} = $-5.2 V \pm 10\%$ (10H); -4.2 V to -5.5 V (100H); V_{CCE} = GND)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Within-Device skew defined as identical transitions on similar paths through a device.

2. Pulse width is defined relative to 1.5 V measurement points on the output waveform.

ORDERING INFORMATION


Device	Package	Shipping [†]
MC10H643FN	PLCC-28	37 Units / Rail
MC10H643FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC10H643FNR2	PLCC-28	500 / Tape & Reel
MC10H643FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel
MC100H643FN	PLCC-28	37 Units / Rail
MC100H643FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC100H643FNR2	PLCC-28	500 / Tape & Reel
MC100H643FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS



http://onsemi.com 6

G1 0.410 0.430 10.42 10.92

1.02

K1 0.040

BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

7

DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037

(0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC). MECL 10H is a trademark of Motorola, Inc.

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative